



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/632,872	08/01/2003	Joseph H. End III	TN302	4647

7590 01/25/2007
Unisys Corporation
Attn: Michael B. Atlass
Unisys Way, MS/E8-114
Blue Bell, PA 19424-0001

EXAMINER

CHERY, MARDOCHEE

ART UNIT	PAPER NUMBER
----------	--------------

2188

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	01/25/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No. 10/632,872	Applicant(s) END, JOSEPH H.	
	Examiner Mardochee Chery	Art Unit 2188	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 January 2007.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-6, 8-12, 14-18, 21 and 22 is/are rejected.
- 7) ☒ Claim(s) 7, 13, 19, 20 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on January 3, 2007 has been entered.

Response to Amendment

2. This Office Action is in response to applicant's communication filed on January 3, 2007, in response to PTO Office Action mailed on December 22, 2006. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.

3. In response to the last Office Action, mailed on December 22, 2006, claims 1, 9, and 15 have been amended. No claims have been added or canceled. Claims 1-22 remain pending.

Response to Arguments

4. Applicant's arguments filed January 3, 2007, have been fully considered but they are not persuasive.

a. Applicants argue on page 10 of the remarks that "claim 1 clearly sets forth that the second memory bank is activated while the first memory bank is active. Thus, in order to satisfy this criteria, the first memory bank must be activated first followed by the activation of the second memory bank".

i. First of all, Examiner would like to point out that Applicant is reading limitations of the specification into the claims to thereby narrow the scope of the claims by implicitly adding disclosed limitations which have no express basis in the claims. This is impermissible importation of subject matter from the specification into the claim and such is not in accordance with USPTO rules and procedures. See MPEP 2111. See also *In re Morris*, 127 F.3d 1048, 1054-55, 44 USPQ2d 1023, 1027-28 (Fed. Cir. 1997).

ii. Second of all, Nystuen discloses "a path controller for processing memory access requests to activate a first and second memory bank"; Abstract; and "processing memory requests to a first bank (bank 0) and a second bank (bank 1) where all banks are being precharged (activated) prior to processing the memory requests; Table 1; par. 72; activating the

desired row within that bank and then writing to or reading from selected columns in the activated row; par. 4.

- b. Applicants argue on page 11 of the remarks that Nystuen does not discloses "activating a second memory bank while a first bank is active".

Examiner respectfully disagrees. Once again Applicant is doing impermissible importation of subject matter from the specification into the claims. Though claim 1 recites "...activating a second memory bank during a first data transfer...", it does not state "while the first bank is active". Examiner would like to further emphasize that "the first data transfer" recited in the claim is not the agent responsible for activating the first memory bank. Thus, Applicant has mistakenly inferred that "...activating a second memory bank during a first data transfer..." is equivalent to "activating a second memory bank while a first bank is active".

- c. Applicants argue on page 12 of the remarks that "the history register 512 identified in Nystuen is loaded with the bank address of the previous memory access request. The grant history register in claims 17 and 21 stores requester (origination) information rather than bank address (destination) information.

Examiner would like to mention that the history registers defined in Nystuen concern both origination and destination and Nystuen clearly

discloses "history registers 510 and 512 store a history of the banks that were accessed with the last two most recent memory access requests (origination and destination); par. [0045]. Thus, it has been made manifest that Nystuen teaches grant history registers storing memory access requesters (origination) information.

d. In view, of the foregoing, the claimed invention is not patentable over the combination of Nystuen (2004/0088472) and Shiozaki (4,683,533). Therefore the rejection of claims 1-6, 8-12, 14-18, 21, and 22 is strictly maintained and provided below with changes addressing all claim amendment.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1-6, 8-12, 14-18, 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nystuen (2004/0088472) in view of Shiozaki et al. (4,683,533).

As per claim 1, Nystuen discloses a memory controller for managing memory requests from a plurality of requesters to a plurality of memory banks, the memory

Art Unit: 2188

controller comprising: an arbiter configured to receive the memory requests from the plurality of requesters, the arbiter assigning a first memory request to a first processing path and a second memory request to a second processing path responsive to the memory banks requested by the received and assigned memory requests [Fig. 3; par. 3]; a first path controller coupled to the arbiter and the plurality of memory banks, the first path controller configured to process the first memory request in the first processing path to activate a first memory bank associated with the first memory request for a first data transfer [Figs. 3 and 5; pars. 28-30]; a second path controller coupled to the arbiter and the plurality of memory banks, the second path controller configured to process the second memory request in the second processing path to activate, during the first data transfer, a second memory bank associated with the second memory request for a second data transfer [Figs. 1 and 3; pars. 23-28]; and a synchronizer coupled between the first path controller and the second path controller for synchronizing the first and second path controllers such that the first and second memory requests processed by the first and second path controllers, respectively, do not conflict [col. 1, ll 33-38; col. 2, ll 17-23 and col. 3, ll 25-36];

However Nystuen does not specifically teach a second path controller configured to process the second memory request in the second processing path as required by the claim.

Shiozaki discloses a second path controller configured to process the second memory request in the second processing path [col.4, lines 27-29; col.1, lines 8-15; col.3, lines 31-36; col.1, lines 25-27; col.2, lines 39-42] to prevent a conflict from taking place during an update operation (col. 2, ll 17-23).

Since the technology for implementing a memory controller with a second path controller configured to process the second memory request in the second processing path was well known as evidenced by Shiozaki, an artisan would have been motivated to implement this feature in the system of Nystuen in order to avoid conflict during an update operation. Thus, it would have been obvious to one of ordinary skill in the art at the time of invention by Applicant to modify the system of Nystuen to include a second path controller configured to process the second memory request in the second processing path because this would have prevented conflict from taking place during an update operation (col. 2, ll 17-23) as taught by Shiozaki.

As per claim 2, Shiozaki discloses the arbiter, the first path controller, the second path controller, and the synchronizer are implemented as a single field programmable gate array [col.4, lines 27-29; col.1, lines 8-15; col.3, lines 31-36; col.1, lines 25-27].

As per claim 3, Nystuen discloses the arbiter, the first path controller, the second path controller, and the synchronizer are configured for use with an SDRAM memory device comprising the first and second memory banks [Figs. 3 and 5].

As per claim 4, Nystuen discloses a first path timing controller that controls the first path circuitry and activates the first memory bank associated with the first memory request [Figs. 8-9]; and address and data multiplexers that multiplex addresses and data associated with the first memory request for interfacing with the memory banks [Fig. 5; MUX 520]; a second path timing controller that controls the second path circuitry and activates the second memory bank associated with the second memory request [Figs. 8-9]; and the address and data multiplexers that multiplex addresses and data associated with the first memory request, the address and data multiplexers further multiplexing addresses and data associated with the second memory request for interfacing with the memory banks [Fig. 5; MUX 520].

However, Nystuen does not specifically teach the first path controller comprises at least: first path circuitry that passes addresses and data associated with the first memory request; and wherein the second path controller comprises at least: second path circuitry that passes addresses and data associated with the second memory request as required by the claim.

Shiozaki discloses the first path controller comprises at least: first path circuitry that passes addresses and data associated with the first memory request [Fig. 1; col. 2, ll 1-5 and ll 12-28]; and wherein the second path controller comprises at least: second path circuitry that passes addresses and data associated with the second memory

Art Unit: 2188

request [Fig. 1; col. 1, ll 6-15 and ll 51-60] to prevent a conflict from taking place during an update operation (col. 2, ll 17-23).

Since the technology for implementing a memory controller with a first path circuitry that passes addresses and data associated with the first memory request and a second path circuitry that passes addresses and data associated with the second memory request was well known as evidenced by Shiozaki, an artisan would have been motivated to implement this feature in the system of Nystuen in order to avoid conflict during an update operation. Thus, it would have been obvious to one of ordinary skill in the art at the time of invention by Applicant to modify the system of Nystuen to include a first path circuitry that passes addresses and data associated with the first memory request and a second path circuitry that passes addresses and data associated with the second memory request because this would have prevented conflict from taking place during an update operation (col. 2, ll 17-23) as taught by Shiozaki.

As per claim 5, Shiozaki discloses the synchronizer comprises: delay circuits coupled between the first and second path controllers to set delay values therebetween to adjust the timing of the first and second path controllers during processing of the first and second memory requests responsive to the first and second memory requests [col. 2, ll 48-57 and col. 3, ll 18-24].

As per claim 6, Nystuen discloses the first path controller is further configured to initialize and refresh the plurality of memory banks [par. 73].

As per claim 8, Nystuen discloses the arbiter assigns the second memory request to the second path controller when the first path controller is active if the first and second memory banks are not equal [Fig. 3].

As per claim 9, the rationale in the rejection of claim 1 is herein incorporated.

As per claim 10, the rationale in the rejection of claim 4 is herein incorporated.

As per claim 11, the rationale in the rejection of claim 5 is herein incorporated.

As per claim 12, Nystuen discloses initializing the plurality of memory banks using the first processing path [par. 50].

As per claim 13, Nystuen discloses receiving the memory requests from the plurality of memory requesters during a current arbitration cycle [par. 30]; comparing the plurality of memory requesters to a grant history register identifying the plurality of memory requesters that have had previous memory requests granted during the current cycle [pars. 45- 47]; identifying the first memory request by a first memory requester from the plurality of memory requesters not on the grant history register and not having

Art Unit: 2188

a current request in the second processing path using fixed priority logic [pars. 30 and 34]; and adding the first memory requester to the grant history register [par. 32].

As per claim 14 the rationale in the rejection of claim 8 is herein incorporated.

As per claim 15 the rationale in the rejection of claim 9 is herein incorporated.

As per claim 16, Nystuen discloses means for combining the first and second memory requests for accessing the plurality of memory banks, wherein the processing means comprises generating a read command or a write command in each of the first and second processing paths and wherein the commands are concatenated by synchronizing and combining means [Fig. 3; pars. 28 and 32].

As per claim 17, the rationale in the rejection of claim 13 is herein incorporated.

As per claim 18, Nystuen discloses identifying from the plurality of memory requesters not on the grant register a lowest memory requester having a lowest value among the plurality of memory requesters not on the grant history register for assignment to one of the at least one controller [pars. 45-47].

As per claim 21, the rationale in the rejection of claim 13 is herein incorporated.

As per claim 22, Nystuen discloses the arbiter and the at least one path controller are implemented in a field programmable gate array [par. 31].

Allowable Subject Matter

7. Claims 7, 13, 19 and 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion


8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mardochee Chery whose telephone number is (571) 272-4246. The examiner can normally be reached on 8:30A-5:00P.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hyung Sough can be reached on (571) 272-6799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

January 22, 2007


HYUNG SONG
SUPERVISORY PATENT EXAMINER
1-22-07


Mardochee Chery
Examiner
AU 2188